





Title		
DSAT Tester Schematic		
Size	Document Number	Rev
Custom	<Doc>	A
Date:	Tuesday, June 08, 2004	Sheet 1 of 24

1.5V FPGA core power regulator



LEGEND

- 1 - 3.3V
- 2 - 3.3V
- 3 - 5V
- 4 - +48V
- 5 - -48V
- 6 - GND
- 7 - GND
- 8 - GND




Boston University - Electronics Design Facility

Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	Power Input	A
Date:	Thursday, June 10, 2004	Sheet 2 of 24



Boston University - Electronics Design Facility		
Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
	Bypass Capacitors	A
Date:	Tuesday, June 08, 2004	Sheet 3 of 24



Rev B - 4/12/05, esh - add EPP series R's

Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number EPP Parallel Port	Rev B
Date: Tuesday, April 12, 2005	Sheet 4	of 24



TP1 CON10




TDI1	1
TDI2	2
TDI3	3
FPGA_INIT	4
CEO	5
FPGA_DIN	6
DONE	7
CCLK	8
PROG_B	9
	10

- LEGEND
- 1 - TDI
 - 2 - TDI2
 - 3 - TDI3
 - 4 - INIT
 - 5 - CEO
 - 6 - DATA
 - 7 - DONE
 - 8 - CCLK
 - 9 - PROG_B
 - 10 - GND


- LEGEND
- 1 - 3.3V
 - 2 - TDI
 - 3 - TMS
 - 4 - TCK
 - 5 - TDO
 - 6 - GND

DGND hidden on XC1804 symbols!

Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size	Document Number FPGA Configuration	Rev A
Date:	Thursday, June 10, 2004	Sheet 6 of 24




Boston University - Electronics Design Facility		
Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	FPGA Power Pins	A
Date:	Tuesday, June 08, 2004	Sheet 7 of 24




NOTE: all "C" row pins to GND

Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number LVDS Serial Receiver	Rev A
Date: Thursday, June 10, 2004		Sheet 8 of 24




NOTE: all "C" row pins to GND


Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number LVDS Serial Receiver	Rev A
Date: Thursday, June 10, 2004 Sheet 9 of 24		



Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number LVDS Serial Receiver	Rev A
Date: Thursday, June 10, 2004		Sheet 10 of 24





Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number LVDS Serial Receiver	Rev A
Date: Thursday, June 10, 2004		Sheet 11 of 24




LEGEND

- 1 - RX0_CLK
- 2-9 - RX0[7:0]
- 10 - GND




Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number LVDS Serial I/O	Rev A
Date: Thursday, June 10, 2004	Sheet 12	of 24




Boston University - Electronics Design Facility

Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 13 of 24



NOTE: all "C" row pins to GND


Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number LVDS Serial Transmitter	Rev A
Date: Thursday, June 10, 2004	Sheet 14	of 24




NOTE: all "C" row pins to GND

Boston University - Electronics Design Facility

Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 15 of 24




Boston University - Electronics Design Facility		
Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 16 of 24




Boston University - Electronics Design Facility

Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 17 of 24



Boston University - Electronics Design Facility


Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 18 of 24



NOTE: all "C" row pins to GND


Boston University - Electronics Design Facility

Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 19 of 24



Boston University - Electronics Design Facility


Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
A	LVDS Serial Transmitter	A
Date:	Thursday, June 10, 2004	Sheet 20 of 24



- LEGEND
- 1 - CLK
 - 2 - AS
 - 3 - WRITE
 - 4 - DTACK
 - 5 - A0
 - 6 - A1
 - 7 - D0
 - 8 - D1
 - 9 - NRZC
 - 10 - GND


Boston University - Electronics Design Facility

Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
	Backplane Bus	A
Date:	Tuesday, June 15, 2004	Sheet 21 of 24




- LEGEND**
- 1 - READY
 - 2 - SYNC ERR
 - 3 - DATA ERR
 - 4 - CLK53
 - 5 - CLK7
 - 6 - L1A
 - 7 - INIT
 - 8 - ACK
 - 9 - GND
 - 10 - GND

Boston University - Electronics Design Facility		
Title		
D0/DFE Stand-Alone Tester		
Size	Document Number	Rev
	Serial Command Link Receiver	A
Date:	Tuesday, June 08, 2004	Sheet 22 of 24





LEGEND

- 1 - RX_CLK
- 2 - LOCK
- 3 - DAV_N
- 4-9 - DAT[0:5]
- 10 - GND




SLDB Serial Link Receiver
See spec sheet for connector placement

Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number SLDB Serial Link Receiver	Rev A
Date: Tuesday, June 08, 2004 Sheet 23 of 24		



LEGEND

- 1 - RX_CLK
- 2 - LOCK
- 3 - DAV_N
- 4-9 - DAT[0:5]
- 10 - GND



SLDB Serial Link Receiver
See spec sheet for connector placement

Boston University - Electronics Design Facility		
Title D0/DFE Stand-Alone Tester		
Size A	Document Number SLDB Serial Link Receiver	Rev A
Date: Tuesday, June 08, 2004	Sheet 24	of 24